Skip to content
View AtaraxiaZ's full-sized avatar
💡
Writing Bugs
💡
Writing Bugs
9 followers · 180 following
  • Nanjing, China

Achievements

Achievement: YOLOAchievement: Pull Shark
BetaSend feedback

Achievements

Achievement: YOLOAchievement: Pull Shark
BetaSend feedback

Highlights

  • Pro

Organizations

@SEU-MSLab
Block or Report

Block or report AtaraxiaZ

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AtaraxiaZ/README.md

💫 About Me:

🔭 I’m currently working on FPGA hardware and software co-design
👯 I’m looking to collaborate on anything about FPGA
🌱 I’m currently learning Linux, Chisel, SystemVerilog
💬 Ask me about anything related to FPGA

💻 Tech Stack:

Python C++ Scala PyTorch NumPy Pandas LINUX Trello

📊 GitHub Stats:



Pinned

  1. SEU-MSLab/MP SEU-MSLab/MP Public

    The software and hardware implementation of Memory Polynomial algorithm

    SystemVerilog 3

  2. SEU-MSLab/PRVTDNN SEU-MSLab/PRVTDNN Public

    The Chisel design of Polyphase Real-Value Time-Delay Neural Network (PRVTDNN).

    Scala 2 1

  3. SEU-MSLab/vck190-platform SEU-MSLab/vck190-platform Public

    The VCK190 radio frequency and ADC/DAC platform

    Verilog